BEGIN:VCALENDAR
PRODID:-//eluceo/ical//2.0/EN
VERSION:2.0
CALSCALE:GREGORIAN
BEGIN:VEVENT
UID:www.tcs.tifr.res.in/event/480
DTSTAMP:20230914T125926Z
SUMMARY:Computing - Post CMOS Era
DESCRIPTION:Speaker: Karthik Swaminathan (Pennsylvania State University\n35
 1\, IST Building\nUniversity Park\nPA-16802\nUnited States of America)\n\n
 Abstract: \nAbstract: With CMOS transistor technology scaling to the order
  of tens of nanometers\, the inherent physical limitation of having only a
  few atoms comprise the entire transistor are beginning to surface. The re
 duced supply voltage of these transistors has forced researchers to encoun
 ter scenarios where operation occurs at or under the threshold voltage. In
  such a context computing becomes highly inefficient\, both from a perform
 ance as well as a power perspective.  Attempts have been made to provide 
 solutions to this problem both at the architecture level (heterogeneous bi
 g-LITTLE ARM architectures\, near-threshold computing)\, as well as at the
  device level (low leakage transistors\, vertical gate FinFETs). However\,
  these techniques merely delay the inevitable transition to a 'Post-CMOS' 
 technology for processor design. Under these conditions\, several alternat
 ives to CMOS have been proposed in the emerging device domain. These inclu
 de several promising candidates that could complement\, or even replace ex
 isting CMOS-based processors across a variety of application domains.\nIn 
 this talk\, I shall discuss several architectural innovations that exploit
  both CMOS and Post-CMOS devices to optimize performance\, power and relia
 bility. I shall describe an end-to-end methodology to abstract device char
 acteristics into the design of a complete processor with a complete simula
 tion infrastructure to test the veracity of these techniques. I shall also
  explore how this technology ties in with state of-the-art systems involvi
 ng 3D stacking\, domain specific accelerators and heterogeneous multi-core
  designs.\nAbout the Speaker: Karthik Swaminathan was graduated from IIT M
 adras with a Dual Degree in Electrical Engineering. He was with IBM Resear
 ch Labs\, New Delhi as part of the High Performance Computing Research Gro
 up. Karthik is currently a Ph.D student in the Department of Computer Scie
 nce and Engineering at the Pennsylvania State University. His research is 
 primarily focused on power aware computer architectures and involves lever
 aging emerging device technologies in the architectural domain to improve 
 performance\, power and reliability.\nHe was awarded the prestigious IBM P
 h.D Fellowship for the year 2012-2013 and has completed internships at the
  IBM T.J. Watson Research Center and Intel Components Research. He has sev
 eral publications in top computer architecture and embedded systems confer
 ences. He has also filed a number of patents in collaboration with industr
 y.\n
URL:https://www.tcs.tifr.res.in/web/events/480
DTSTART;TZID=Asia/Kolkata:20140407T160000
DTEND;TZID=Asia/Kolkata:20140407T170000
LOCATION:AG-66 (Lecture Theatre)
END:VEVENT
END:VCALENDAR
